## A CLIP-TYPE LEAD FRAME FOR SOURCE MOUNTED DIE

### CROSS REFERENCE TO RELATED APPLICATION

[0001] This is a divisional application of U.S. Patent Application Serial No. 10/045,809, filed January 11, 2002 in the names of Mark Pavier, Tim Sammon and Rachel Anderson and entitled A Clip-Type Lead Frame for Source Mounted Die which is based on and claims priority to U.S. Provisional Patent Application No. 60/263,137, filed January 22, 2001, the entire disclosure of which is hereby incorporated by reference.

#### FIELD OF THE INVENTION

[0002] This invention relates to semiconductor device packages or housings and more specifically relates to a novel clip-type lead frame for a semiconductor device.

#### **BACKGROUND OF THE INVENTION**

[0003] Semiconductor devices, particularly power MOSFETs are frequently mounted on a conductive lead frame which is overmolded with an insulation housing. Leads extend from the lead frame through the housing for external connection to electrical circuits.

[0004] Advances in semiconductor processing technology, however, have made the parasitics associated with conventional packages more of a performance limiting factor. This is particularly true in the case of power switching devices where, as in the case of power MOSFETs, the on-resistance of these devices continues to push the lower limits. Thus, the parasitic resistance introduced by the lead frame in conventional packages becomes much more significant for very high current devices such as power MOSFETs.

[0005] It would be very desirable to provide a very thin (low profile) surface mount package which lends itself to low cost manufacture, and which reduces the area (or foot print) of the lead frame and which has excellent thermal and electrical properties and which reduces lead frame scrap.

#### BRIEF DESCRIPTION OF THE INVENTION

[0006] In accordance with the invention, a novel lead frame is provided for a small volume package, for example, and SO8 type package, that has a central strip which is upwardly displaced out of the plane of the lead frame for receiving the source electrode surface, or other power electrode of a semiconductor die. The die is then nested within the lead frame with its top surface against the bottom of the displaced central source strap. The bottom of the die, and thus the drain electrode of a power MOSFET die protrudes from the bottom surface of a plastic housing which encapsulates the die and lead frame.

with inexpensive and reliable techniques and has excellent thermal and electrical properties. The device can be easily bonded to support surfaces and is an ultra thin package. The footprint area occupied by a chip scale package is typically less than or equal to 1.5 times that of the die area contained within the package (taken from IPC CSP definition). Alternatively, in certain cases the package size is chip scale, that is, the package area is approximately equal to the die area, and precious metal use and waste material is reduced. Finally, the novel device has very good thermal and electrical properties with reduced parasites.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0008] Figure 1 is a schematic cross-section of a first embodiment of the assembled package of the invention mounted on a support.

[0009] Figure 2 is a top view of the bottom surface of a lead frame of the invention with die located thereon and atop the source strap sections.

[0010] Figure 3 is a view of the opposite side of the lead frame of Figure 2 and shows wire bonding and, in dotted lines, package encapsulation in plastic housing segments.

[0011] Figure 4 is a cross-section of Figure 3 taken across section line 4-4 in Figure 3.

[0012] Figure 5 is a bottom view of the housing of Figure 4 as seen from line 5-5 in Figure 4.

[0013] Figure 6 is a perspective view of a single die which is mounted in a clip as in Figure 3.

# DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION

Figure 1 shows one embodiment of a housing of the invention in which a semiconductor die 10 has a bottom power electrode such as a MOSFET drain (not shown) and a top power electrode such as a source electrode of a MOSFET on its opposite surface (not shown). The source and gate electrodes are connected to lead frame elements 12 and 13 as by a solder or conductive epoxy or by a polyamide adhesive tapes 14 and 15 respectively. If the source electrode is to be soldered to lead frame, it is possible to use solder-bump technology by providing an arrangement of solder bumps 29 either on the source electrode or an inner surface of the frame element 12. The bottom power electrode (or drain of a MOSFET) may be soldered or otherwise affixed to conductive trace 16 on printed circuit board 17 by a solder 18 or the like. A molded housing 20, shown in dotted lines is molded over and encapsulates the die 10 and its related lead frame elements. Significantly, the bottom of die 10 protrudes through and beyond the bottom of housing 20 so that it

can be conveniently connected by solder or conductive epoxy, or the like to the printed circuit board 17.

[0015] Figures 2-6 show a novel lead frame 30, shaded in Figures 2 and 3 to conveniently show the lead frame area remaining after stamping. Lead frame 30 has a plurality of novel and identical repeating structures in a conventional thin copper or a copper alloy strip. Thus, each section has a lateral source-receiving strap 31 to 35 respectively, and a lateral gate electrode strap 36 to 40 respectively. The source strap segments 31 to 35 are cupped out of the plane of lead frame 30 as best seen in Figures 4 and 6 to provide a "nest" for respective MOSFET die 41 to 45 (Figure 2). To assemble the novel package, die 41 to 45 are first mounted with their top electrode surfaces (source electrodes in a MOSFET) electrically connected to the "interior" surface of straps 32 to 35 respectively as by soldering or by a conductive epoxy or the like, as shown in Figure 2. Thereafter, the lead frame 30 is inverted as shown in Figure 3 and wire bonds 50 to 53 are made from the top gate electrode of each of die 41 to 44 to the protrusions from gate electrode straps 36 to 39 respectively.

[0016] The individual lead frame segments with respective die are then overmolded with conventional plastic mold compound as shown by dotted lines 60 to 63 in Figure 3. The molded lead frame is then deflashed and singulated (along the vertical dotted lines of the packages in Figure 3) producing individual housings of the appearance of Figures 4 and 5.

[0017] Note that the bottom of die 44 the lead frame rails 34A and 34B, and the protrusion 39A of gate strap 39 are flush with coplanar, or protrude beyond the bottom of the housing 63 (Figures 4 and 5) to permit access to all electrodes of the device on one surface for simplified surface mounting to a printed circuit board.

Further note that rails 34A and 34B of the strip 34 can be continuous or segmented.

[0018] Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will

become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.